Abstract

Signal processing and image processing applications demand an efficient and high speed multiplier. It aids in achieving the overall performance of a particular application. Conventionally, multiplication is achieved with the support of an addition operation. Field Programmable Gate Array (FPGA) based multiplier also utilizes adder elements in its design. This work has proposed a resource optimized solution for multiplication using Block RAM (BRAM), an FPGA hardware resource. It generates partial product by shifting. Shifting a number by ‘1’ bit position to the left is equivalent to its multiplication by 2. FPGA logic identifies binary ‘1’ and its bit position in the 16-bit ‘multiplier’, left shifts the 16-bit ‘multiplicand’ according to the bit position. 16-bit ‘multiplicand’ is converted into 32-bit by adding suitable number of ‘0’s both on least significant bit and most significant bit side. This results in 16 partial products of 32-bit. The design develops a 4-bit adder using BRAM. Suitable port mapping of 4-bit adder produces 8-bit / 16-bit / 32-bit adders. Thus designed 32-bit BRAM adder performs concurrent addition in four stages and releases the output of multiplication of two 16-bit numbers. The delay time of 16-bit multiplier, synthesized for xc7v2000t-2fhg1761 chip, has been identified as 3.070ns. The design utilized only 78 and 203 number of lookup tables (LUT) and BRAMs respectively. The proposed idea is valid for the design of n x n multiplier when the HDL logic is modified for ‘n’ times shifting and 2n-bit adder circuit.

Keywords

Block RAM, Multiplier, FPGA, Logical shifting, LUT,

Downloads

Download data is not yet available.

References

  1. H. Waris, C. Wang, W. Liu, F. Lombardi, AxBMs: Approximate Radix-8 Booth Multipliers for High-Performance FPGA-Based Accelerators. IEEE Transactions on Circuits and Systems II: Express Briefs, 68(5), (2021) 1566-1570. https://doi.org/10.1109/TCSII.2021.3065333
  2. S. Ullah, S. Rehman, M. Shafique, A. Kumar, High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41(2), (2022) 211-224. https://doi.org/10.1109/TCAD.2021.3056337
  3. S. Cekli, A. Akman, A high speed pipelined radix-16 Booth multiplier architecture for FPGA implementation. AEU - International Journal of Electronics and Communications, 185, (2024) 155435. https://doi.org/10.1016/j.aeue.2024.155435
  4. A. Bottcher, M. Kumm, Towards Globally Optimal Design of Multipliers for FPGAs. IEEE Transactions on Computers, 72(5), (2023) 1261-1273. https://doi.org/10.1109/TC.2023.3238128
  5. L. Malathi, A. Bharathi, A.N. Jayanthi, FPGA design of FFT based intelligent accelerator with optimized Wallace tree multiplier for image super resolution and quality enhancement. Biomedical Signal Processing and Control, 88(B), (2024) 105599. https://doi.org/10.1016/j.bspc.2023.105599
  6. A. Parihar, S. Nakhate, Low latency high throughput Montgomery modular multiplier for RSA cryptosystem. Engineering Science and Technology, an International Journal, 30, (2022) 101045. https://doi.org/10.1016/j.jestch.2021.08.002
  7. C.M. Kalaiselvi, R.S. Sabeenian, Design of area-speed efficient Anurupyena Vedic multiplier for deep learning applications. Analog Integrated Circuits and Signal Processing, 119 (2024) 521–533. https://doi.org/10.1007/s10470-024-02255-2
  8. A. A. H. Abd-Elkader, M. Rashdan, E. -S. A. M. Hasaneen, H. F. A. Hamed, FPGA-Based Optimized Design of Montgomery Modular Multiplier. IEEE Transactions on Circuits and Systems II: Express Briefs, 68 (6), (2021) 2137-2141. https://doi.org/10.1109/TCSII.2020.3040665
  9. C. C. Yen, M. Y. Yeh, M.S. Chen, Unified Multiple Constant Multipliers for Dynamic Exchange of Low-Precision Kernels on FPGAs. IEEE Transactions on Circuits and Systems II: Express Briefs, 69(3), (2022) 1617-1621. https://doi.org/10.1109/TCSII.2021.3130428
  10. S. Justin, F. Marc, Degradation Measurement and Modelling under Ageing in a 16 nm FinFET FPGA. Micromachines, 15(1), (2024) 19. https://doi.org/10.3390/mi15010019
  11. F. Spagnolo, P. Corsonello, F. Frustaci, S. Perri, Efficient implementation of signed multipliers on FPGAs. Computers and Electrical Engineering, 116 (2024) 109217. https://doi.org/10.1016/j.compeleceng.2024.109217
  12. S. Umadevi, P. Penumaka, C.K. Ram, T. Kalavathi Devi, High Performance MAC Unit Design with Grouping and Decomposition Multiplier and 18 T Gate Diffusion Input-Transmission Gate Adder. Circuits, Systems, and Signal Processing, 44(4), (2025) 2830–2854. https://doi.org/10.1007/s00034-024-02949-y
  13. R. Karthi Kumar, S.P. Vimal, Comparative analysis of Vedic multiplier using Vedic sutras with existing multipliers in biomedical application. Measurement: Sensors, 36, (2024) 101302. https://doi.org/10.1016/j.measen.2024.101302
  14. P. Paz, M. Garrido, Efficient Implementation of Complex Multipliers on FPGAs Using DSP Slices. Journal of Signal Processing Systems, 95, (2023) 543–550. https://doi.org/10.1007/s11265-023-01867-7
  15. R.K. Sakali, S. Veeramachaneni, S.K. Noor Mahammad, Preferential fault-tolerance multiplier design to mitigate soft errors in FPGAs. Integration, 93, (2023) 102068. https://doi.org/10.1016/j.vlsi.2023.102068
  16. S. Mondal, R. Marimuthu, S. Ravi, Approximate 8-bit multipliers and their physical design implementation. E-Prime-Advances in Electrical Engineering, Electronics and Energy, 6, (2023) 100300. https://doi.org/10.1016/j.prime.2023.100300
  17. J. Charles Rajesh Kumar, D. Vinod Kumar, M.A. Majid, High-performance, energy-efficient, and memory-efficient FIR filter architecture utilizing 8x8 approximate multipliers for wireless sensor network in the Internet of Things, Memories - Materials, Devices. Circuits and Systems, 3, (2022) 100017. https://doi.org/10.1016/j.memori.2022.100017
  18. U. Penchalaiah, V.S. Kumar, A facile approach to design truncated multiplier based on HSCG-SCG CSLA adder. Materials Today: Proceedings, 46(9), (2021) 4102-4109. https://doi.org/10.1016/j.matpr.2021.02.629
  19. L. Denisov, A. Galimberti, D. Cattaneo, G. Agosta, D. Zoni, Design-time methodology for optimizing mixed-precision CPU architectures on FPGA. Journal of Systems Architecture, 155, (2024) 103257. https://doi.org/10.1016/j.sysarc.2024.103257
  20. S.E. Fatemieh, B. Bagheralmoosavi, M.R. Reshadinezhad, Energy-efficient and fast memristor-based serial multipliers applicable in image processing. Results in Engineering, 25, (2025) 104013. https://doi.org/10.1016/j.rineng.2025.104013
  21. M. Balaji, N. Padmaja, Area and delay efficient RNS-based FIR filter design using fast multipliers. Measurement: Sensors, 31, (2024) 101014. https://doi.org/10.1016/j.measen.2023.101014
  22. S.R. Kuang, C.Y. Wang, Y.J. Chen, A low-cost high-speed radix-4 Montgomery modular multiplier without carry-propagate format conversion. Engineering Science and Technology, an International Journal, 54, (2024) 101703. https://doi.org/10.1016/j.jestch.2024.101703
  23. B. Zhao, Y. Wang, H. Zhang, J. Zhang, Y. Chen and Y. Yang, 4-bit CNN Quantization Method With Compact LUT-Based Multiplier Implementation on FPGA. IEEE Transactions on Instrumentation and Measurement, 72, (2023) 1-10. https://doi.org/10.1109/TIM.2023.3324357
  24. P.H.E. Becker, A.L. Sartor, M. Brandalero, A.C.S. Beck, BRAM-based function reuse for multi-core architectures in FPGAs. Microprocessors and Microsystems, 63, (2018) 237-248. https://doi.org/10.1016/j.micpro.2018.09.007
  25. A. Ali, K. Bingi, R. Ibrahim, P.A.M. Devan, K.B. Devika, A review on FPGA implementation of fractional-order systems and PID controllers. AEU - International Journal of Electronics and Communications, 177, (2024) 155218. https://doi.org/10.1016/j.aeue.2024.155218
  26. User Guide, (2019) 7 Series FPGAs Memory Resources, UG473 (1.14).
  27. A. Ibrahim, F. Gebali, Compact modular multiplier design for strong security capabilities in resource-limited Telehealth IoT devices. Journal of King Saud University - Computer and Information Sciences, 34(9) (2022) 6847-6854. https://doi.org/10.1016/j.jksuci.2022.06.009
  28. V. Bianchi, I. De Munari, A modular Vedic multiplier architecture for model-based design and deployment on FPGA platforms. Microprocessors and Microsystems, 76, (2020) 103106. https://doi.org/10.1016/j.micpro.2020.103106
  29. V. Thamizharasan, V. Parthipan, Design of efficient binary multiplier architecture using hybrid compressor with FPGA implementation. Scientific Reports, 14, (2024) 8492. https://doi.org/10.1038/s41598-024-58482-0