Return to Article Details Resource efficient design of 16 x 16 multiplier by Block RAM generalized to n x n multiplier realized in FPGA Download Download PDF