G, D., M. R. H.B, and A. R. “Resource Efficient Design of 16 X 16 Multiplier by Block RAM Generalized to N X N Multiplier Realized in FPGA”. International Research Journal of Multidisciplinary Technovation, vol. 7, no. 5, Sept. 2025, pp. 75-93, doi:10.54392/irjmt2556.