D. G, M. R. H.B, and A. R, “Resource efficient design of 16 x 16 multiplier by Block RAM generalized to n x n multiplier realized in FPGA”, Int. Res. J. multidiscip. Technovation, vol. 7, no. 5, pp. 75–93, Sep. 2025.