G, D., H.B, M. R. and R, A. (2025) “Resource efficient design of 16 x 16 multiplier by Block RAM generalized to n x n multiplier realized in FPGA”, International Research Journal of Multidisciplinary Technovation, 7(5), pp. 75–93. doi: 10.54392/irjmt2556.