G, Dhanabalan, Michael Rajan H.B, and Ashok R. 2025. “Resource Efficient Design of 16 X 16 Multiplier by Block RAM Generalized to N X N Multiplier Realized in FPGA”. International Research Journal of Multidisciplinary Technovation 7 (5):75-93. https://doi.org/10.54392/irjmt2556.