A new multilevel inverter with less no of power switches is proposed. This is based on cascaded H-bridge topology. The design and analysis of 31-level reduced switch inverter with different modes of operation are presented in this paper. The proposed inverter is asymmetric in nature and it uses unequal DC voltage sources. PD-PWM modulation technique has been used here to get proper switching. The proposed idea has been validated through simulation and the received results provides better efficiency, less low order harmonics and less switching losses.


Multilevel Inverter (MLI), Phase Disposition Pulse Width Modulation (PD-PWM), Cascaded H-bridge, Total Harmonic Distortion (THD),


Download data is not yet available.


  1. M. Q. Abbas, A. Majid, J. Saleem, M. Arif, (2017) Design and Analysis Of 15-Level Asymmetric Multilevel Inverter with Reduced Switch Count Using Different PWM Techniques, In 2017 International Conference on Frontiers of Information Technology (FIT), IEEE, 333-338.
  2. V. Geetha, R. Meenadevi, A 15 Level Multilevel Inverter with Reduced Number of Switches, International Journal of Pure and Applied Mathematics, 119 (2018) 1745-1751.
  3. E. Babaei, S. Alilu, S. Laali, A New General Topology for Cascaded Multilevel Inverters with Reduced Number of Components Based on Developed H-Bridge, IEEE Transactions on Industrial Electronics, 61 (2013) 3932-3939.
  4. T. A. Meynard, M. Fadel, N. Aouda, Modeling of Multilevel Converters, IEEE transactions on industrial electronics, 44 (1997) 356-364.
  5. K. K. Gupta, S. Jain, Topology for Multilevel Inverters to Attain Maximum Number of Levels from Given DC Sources, IET Power Electronics, 5 (2012) 435-446.
  6. C. K. Lee, S. R. Hui, H. S. H. Chung, A 31-Level Cascade Inverter for Power Applications, IEEE Transactions on Industrial Electronics, 49 (2002) 613-617.
  7. E. Babaei, A Cascade Multilevel Converter Topology with Reduced Number of Switches, IEEE Transactions on Power Electronics, 23 (2008) 2657-2664.
  8. C. Dhanamjayulu, G. Arunkumar, B. Jaganatha Pandian, C. V. Ravi Kumar, M. Praveen Kumar, A. Rini Ann Jerin, P. Venugopal, Real-Time Implementation of a 31- Level Asymmetrical Cascaded Multilevel Inverter for Dynamic Loads, IEEE Access, 7 (2019) 51254-51266.
  9. R. S. Alishah, D. Nazarpour, S. H. Hosseini, M. Sabahi, New Hybrid Structure for Multilevel Inverter with Fewer Number of Components for High-Voltage Levels, IET power electronics, 7 (2014) 96-104.
  10. M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, M. A. Memon, A New Multilevel Inverter Topology with Reduce Switch Count, IEEE Access, 7 (2019) 58584-58594.
  11. S. Mukherjee, S. De, S. Sanyal, S. Das, S. Saha, A 15-level asymmetric H-bridge multilevel inverter using d-SPACE with PDPWM technique, International Journal of Engineering, Science and Technology, 11 (2019) 22-32.
  12. T. Rakesh, V. Madhusudhan, M. Sushama, An Exploration of MLI Topology and Control Techniques, International Electrical Engineering Journal (IEEJ), 7 (2016).
  13. J. G. Shankar, J. B. Edward, K. S. Kumar, I. J. Raglend, (2017) A 31-level asymmetrical cascaded multilevel inverter with DC-DC flyback converter for photovoltaic system. In 2017 International Conference on High Voltage Engineering and Power Systems (ICHVEPS), IEEE, 277-282.
  14. M. Gnana Prakash, M. Balamurugan, S. Umashankar, A New Multilevel Inverter with Reduced Number of Switches, International Journal of Power Electronics and Drive System (IJPEDS), 5 (2014) 63.
  15. J. G. Shankar, J. B. Edward, Design and Implementation of 15-Level Asymmetric Cascaded H Bridge Multilevel Inverter, Journal of Electrical Engineering, 17 (2017) 1-9.
  16. S. Rathore, M. K. Kirar, S. K. Bhardwaj, Simulation of cascaded H-bridge multilevel inverter using PD, POD, APOD techniques, Electrical & Computer Engineering: An International Journal (ECIJ), 4 (2015) 27-41.